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Abstract* 
Limitations of existing approaches for symbolic analysis of large 
analog circuits are discussed. To address their solution, a new 
methodology for hierarchical symbolic analysis is introduced. 'lke 
combination of a hierarchical modeling technique and approxima- 
tion strategies, comprising circuit reduction, graph-based symbolic 
solution of circuit equations and matrix-based error control, pro- 
vides optimum results in terms of speed and quality of results. 
1. Introduction 
Symbolic analyzers are aimed to analyze circuits in which part or 
all their parameters are symbols. The generated expressions pro- 
vide the keys to understanding the intricate mechanisms under- 
neath the circuit operation. Its applications to providing insight in 
interactive circuit design, generating behavioral models for library 
characterization, generating design equations for synthesis or opti- 
mization tasks, are well-known [I]. 
A major problem in the application of these techniques was the 
exponential growth of the complexity of the symbolic expressions 
with the circuits sizes. Different solutions have been proposed to 
palliate this problem. 
On the one hand, Simplification Before (SBG) and During (SDG) 
Generation approaches [2]-[4] have extended the analyzable cir- 
cuit sizes and have made the symbolic expressions interpretable 
but are still insufficient for very large circuits. 
Hierarchical analysis techniques constitute an alternative to ana- 
lyze very large circuits although reported techniques do not incor- 
porate approximation capabilities, making interpretation and fast 
evaluation of the results a problem [5]-[7]. 
Recently, new techniques based on Determinant Decision Dia- 
grams have been proposed, which are able to represent the exact 
circuit behavior in a compact, although uninterpretable, form 
t81 ,PI.  
The methodology presented in this paper is built on the ideas in 
[IO] to formulate and implement a hierarchical analysis methodol- 
ogy able to incorporate the circuit reduction and dominant contri- 
bution strategies contained in SBG and SDG techniques. 
The paper is organized as follows. Section 2 reviews and compares 
existing symbolic analysis techniques. Section 3 describes the hier- 
archical modeling methodology while Section 4 introduces the 
approximate analysis strategy. Finally, Section 5 presents experi- 
mental results to assess the quality of the methodology. 
2. Review of previous approaches 
2.1. Approximate flat analysis techniques 
The first approximation approaches were based on Simplification 
After Generation (SAG) techniques, that prune the least significant 
symbolic terms once the exact expression has been computed. 
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Although the interpretability was greatly improved, the initial gen- 
eration of the exact expression exhausted the computer resources 
even in case of medium size circuits [I]. 
To solve both, the interpretability and the excessive consumption 
of computer resources, two new ideas were introduced: SBG tech- 
niques, which simplify the system of circuit equations (at the 
matrix or the graph level) before being solved; and SDG tech- 
niques, which calculate directly an approximated solution of the 
system of circuit equations, containing ,only the dominant contribu- 
tions [2]-[4]. 
2.2. Hierarchical analysis techniques 
Traditionally, a three step approach has been used (see M.M. Has- 
soun's "Hierarchical Symbolic Analysis of Large Analog Circuits" 
- Chapter 5 in [I] for a detailed review): 
Division of the circuit in subblocks (circuit partitioning). 
Characterization of the lowest level blocks in terms of their 
inputs and outputs (terminal block analysis). 
Iterative characterization of blocks in terms of their inputs and 
outputs by performing operations on the charaterizations of the 
constituent subblocks (middle block analysis) 
For terminal and middle block analysis, three approaches have 
been reported: Coates flowgraph, Mason flowgraph and direct net- 
work methods. 
The Coates flowgraph method requires to build the Coates graph, 
which is then partitioned [ 5 ] .  Partitioning defined by the user is not 
possible. Besides, since the Coates graph does not correspond with 
circuit nodes and branches, partitioning information cannot be 
directly mapped to the circuit level. 
Mason signal flowgraph techniques use reduction techniques on 
Mason's graphs to yield a description of each block in terms of its 
input and output nodes only [6]. Finally, a combination of the 
blocks is made applying the same reduction techniques to get a 
description for the entire circuit. 
The direct network method operates by reducing the Modified 
Nodal Analysis (MNA) matrix, representing each subcircuit into a 
Reduced ModiJied Nodal Analysis matrix, which only depends on 
terminal nodes of the block. Afterwards, a successive recombina- 
tion of such matrices is performed to obtain a reduced matrix rep- 
resenting the entire circuit 271. 
2.3. DDD-based analysis techniques 
The technique is based on the representation of the symbolic 
expressions by means of Determinant Decision Diagrams, that are 
signed rooted acyclic graphs with two terminal vertices. This rep- 
resentaion is built from the matrix that models the circuit, exploit- 
ing the sparsity and sharing of product terms [8], therefore it finds 
its main advantage in case of repetitive topologies (like ladder- 
structured networks). 
2.4. Comparative discussion 
Although there is not a precise limit for the applicability of 
approximate Rat analysis techniques (it depends on the circuit 
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size, model complexity, circuit connectivity, tightness of error 
specifications), such boundary exists. Beyond, alternative methods 
are needed; in particular, those exploiting the inherent hierarchy in 
the constructive process of large circuits. 
The hierarchical Coates flowgraph method will not deserve con- 
sideration due to its inability to handle pre-partitioned circuits. 
Neither the direct network method, nor the Mason flowgraph 
method incorporate approximation techniques. This exceedingly 
hampers their application to large practical circuits which is cor- 
roborated by the fact that reported experimental results use 
extremely simple block models; i.e. filters using ideal models for 
the opamps. 
DDD-based methods represent circuit behavior in a compact 
form. Although, such compact structure is uninterpretable and 
CPU-intensive to build, their main advantage is their fast numerical 
evaluation. When they are used to generate approximate (interpret- 
able) symbolic expressions [8] they are not competitive to existing 
SBG and SDG approaches. They have also been applied to hierar- 
chical analysis in a similar fashion to the Direct Network method 
and using DDDs to represent matrix determinants [9]. However, no 
error-controlled approximation of symbolic expressions extracted 
from such DDD has been reported. 
3. Hierarchical modeling methodology 
In our methodology, blocks are partitioned (defined by the user or 
automatically performed) in several hierarchical levels. This hierar- 
chical structure can be represented as an inverted tree, as the exam- 
ple in Fig. 1 shows. 
Figure 1. Example of inverted tree representation. 
Leaf nodes (terminal blocks) are modeled by the substitution of 
constituent devices by their corresponding models. Non-leaf nodes 
(middle blocks) are modeled using a (trans)admittance description 
as Fig. 2 illustrates for a three-terminal block. Conceptually, each 
(trans)admittance is a function of the models at the immediate hier- 
archical level. 
An analogous description results when subblock matrices are com- 
bined in the Direct Network approach [7], but such methodology 
prevents the application of error-controlled approximation strate- 
gies. 
f 
Figure 2. (Trans)admittance description of blocks. 
The methodology presented herein generates approximated expres- 
sions for the needed (trans)admittances of each middle block as a 
function of the (trans)admittances of the sub-blocks at the follow- 
ing level down the hierarchy (device models in case of teiminal 
blocks). 
4. Approximation strategy 
Our approximate analysis methodology follows the flow diagram 
in Fig. 3. It starts from a hierarchical circuit description and infor- 
mation on the network function to calculate, magnitudelphase error 
constraints and frequency intervals. 
Hierarchically-decomposed Circuit 
Internal Block Size Checking 
Partition 
Figure 3. Module structure. 
The Circuit Reduction module performs node contractions and 
device removals whose contribution to the global circuit behavior 
is negligible. The error introduced by these circuit transformations 
is carefully controlled by using algorithms based on interval analy- 
sis techniques to guarantee that error specifications are not violated 
within the specified frequency range [4]. Circuit equations must be 
solved to control magnitude/phase errors. This is a numerical pro- 
cess and is therefore more efficiently performed by using an A4NA 
matrix formulation and sparse matrix techniques for its solution. 
This circuit reduction technique is applied to the complete flat cir- 
cuit, although the predefined partitions are formally kept, so that 
they can be rebuilt when the reduction process is finished. Since 
very efficient sparse matrix techniques are used in the error evaJua- 
tion, no significant advantage is gained from applying the reduction 
technique to the component blocks separately. Moreover, a separate 
application to each block would require an error propagation mech- 
anism at this early stage of the analysis process. This necessarily 
yields more conservative results (less reduced circuits) and, come- 
quently, has a negative impact on the global performance of the 
analysis methodology. 
The effect of the circuit reduction is not only the size reduction of 
the terminal blocks but also the elimination of many of the model- 
ing (trans)admittances of the middle blocks. 
After the circuit reduction process, the hierarchical structure is 
reconstructed and Block Checking step starts. If a simplified block 
contains a too small number of devices or internal nodes, analyzing 
it as an independent block becomes very inefficient. Then, it is 
advisable to join the block to its best neighbor or incorporate it into 
the immediately upper hierarchical level. On the contrary, even 
after the circuit reduction, some block may still contain too many 
nodes and devices for an efficient symbolic expression generation. 
In this case, an internal partitioning is provided which finds optimal 
blocks for the subsequent expression generation module. 
The internal partitioning mechanism provides the solution for the 
case in which no pre-defined blocks are given. After the circuit 
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reduction step, the circuit at hand is internally partitioned to gener- 
ate a number of blocks that enables an optimal result in terms of 
computational time and expression complexity. 
To preserve user requirements, both processes: interconnection and 
partitioning, can be controlled by the user. 
Once the hierarchical block structure has been rebuilt and checked, 
a circuit where blocks are modeled in terms of the (trans)admit- 
tances is built up. Then, appropriate analysis algorithms generate 
approximate symbolic expressions for each (trans)admittance of 
each block in the structure as a function of the component devices 
of that block. Analogous analysis algorithms are applied to obtain 
the desired network function (defined by the global input/output 
signals of the circuit) in terms of the (trans)admittances modeling 
the blocks at the uppermost hierarchical level. 
When symbolically analyzing a block, a set of network equations 
(topological and constitutive relationships) has to be solved. For 
the approximate symbolic solution of a set of linear equations, 
graph methods have proven to be superior [4]. Efficient techniques 
available for flat circuits (based on the two-graph method) can be 
used at each hierarchical level, as terminal blocks are flat intercon- 
nections of basic circuit elements, and the same happens in middle 
blocks once the component subblocks are replaced by the corre- 
sponding (trans)admittances. 
The operation of the error-controlled term generation is shown 
in Fig. 4. Initially, a frequency value is chosen. Each element has 
its admittance as associated weight. The weight of each 
(trans)admittance is a complex number because it functionally 
depends on all the devices composing such block. 
The contribution of each (trans)admittance to the global circuit 
behavior is then numerically evaluated. This is efficiently done 
using a hierarchical MNA formulation and sparse techniques to 
solve the matrices. The magnitude of these contributions indicates 
which term generator must become active. 
The generation process continues iteratively until the error criterion 
is met. Obviously, this is guaranteed only at the selected frequency 
sample. An algorithm for maximum error detection, which relays 
in a robust numerical reference generator and interval analysis 
Original 
Circuit 
No 
Generator 
Figure 4. Error-controlled expression generation 
techniques is used to detect frequency values where the errors are 
exceeded [4]. Then, the process is repeated until the error criteria 
are met in the required frequency range. 
5. Experimental results 
Two examples are analyzed using the proposed technique. Each is . representative of different application scenarios: a circuit com- 
posed of blocks (too large to be analyzed using flat analysis algo- 
rithms) and a building block described at the transistor level. 
5.1. A band-pass filter 
The first example is a decision band-pass filter used in an FSK 
modem and shown in Fig. 5(a), where the OTA transistor-level 
schematics in Fig. 5(c)-(d) and the transistor model in Fig. 5(b) 
were used. The magnitude/phase error constraints are 
]AMag\  5 1 dB , ]APhs( I 5  degrees in 10 Hz I f 5 lO'Hz. 4 
. .  
Figure 5. (a) Band-pass filter; (b) small-signal model; 
(c) biasing OTA; (d) OTA schematics. 
Previously existing hierarchical approaches did not incorporate 
approximation strategies and, therefore, could analyze the circuit in 
Fig. 5(a) only if very simple macromodels instead of transistor- 
level descriptions for the OTAs were used. 
The small-signal expansion of the circuit yields a circuit model 
with 618 devices and 45 nodes. After the circuit reduction step, the 
expanded model contains 67 devices and 26 nodes, which means a 
large reduction, but not enough for flat analysis algorithms. 
Applying our hierarchical approach, the following transfer function 
is obtained in 100 seconds of CPU time: 
(1) 
taB9.bp.in . (aB8.lp.lp + C, . s) 
- t a B 7 . b p . l ~  taB8.lp.bp + aB8.lp.lp.  C ,  . s + C ,  . C,  . s2 
Tf = 
where the (trans)admittances are the following approximate sym- 
bolic expressions: 
(3) 
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( - g m  I I g r ~  14gv~  (gds, + gds,) - g m  ,2gii i  13gm l B g d ~ ~ 2  
taB8.lp.bp= g i n , l g i n 1 , ( g r n 1 2  + gds2 + gds,) ( 5 )  
The error between the magnitude and phase behavior predicted by 
eqs. (1)-(5) and the magnitude and phase behavior of the original 
circuit is shown in Fig. 6. 
1.0 
U 
0.5 1 
? 
1 o5 lo6 frequency (HZ) io7 
5.0 1 I 
-3 U 
1 o4 1 o5 lo6 frequency (HZ) i o7  
Figure 6. Magnitude and phase errors. 
5.2. pa741 amplifier 
Now, the p 7 4 1  operational amplifier in Fig. 7 will be analyzed. 
The magnitude/phase error constraints ‘are (AMng( I 3 dB , 
(Apkrl I 10 degrees in 1 Hz I f I 106Hz, to include the complete 
gain-bandwidth product of the amplifier. Although the netlist is 
input with a predefined partitioning, which is shown in Fig. 7, the 
internal partition size checking detects that the block structure after 
the circuit reduction step is not adequate to be efficiently handled. 
Therefore, it provides some partitioning suggestions (joining Bias, 
SC-prot and Output stages to the upper level). Term generation 
yields, then, the following voltage gain: 
(6) 
tuSec 17.9 . tulnp9.4 
g o , 3 B ’  (ulnp9.9 + aSec9.9) - tuSec9.17. tuSecl7.9 H ( s )  = 
where the (trans)admittances of the blocks are 
g m 3  ’ g!n6 ’ (gml + s ’ CZI) 
talnp9.4 = - uInp9.9 = go4 
g m 5  . ( g r n l  + gir t3)  
gg. 5’16. $‘I7 uSec9.9 = 
911116. S“117 
These results are obtained in 4.8 seconds of CPU time. 
A flat analysis tool with the same error specifications provides a 
network function containing 53 symbolic terms. 
6. Conclusions 
This paper has introduced a methodology for the incorporation of 
approximation strategies into a hierarchical analysis technique. On 
the one hand, this overcomes the problems of approximate flat 
analysis techniques when addressing very large circuits. On the 
other, the inherent hierarchy of large circuits is respected but the 
introduction of approximation techniques makes the results more 
interpretable and more efficiently evaluated than with conventional 
hierarchical analysis techniques. 
Figure 7. pa741 operational amplifier with explicit block 
partitioning and small-signal model for transistors. 
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